Department of Electronics & Communication Engineering

Lab Manual

IC APPLICATIONS LAB



Prasad V. Potluri Siddhartha Institute of Technology

(Sponsored by: Siddhartha Academy of General& Technical Education)

Affiliated to JNTU- Kakinada

Approved by AICTE- New Delhi

Kanuru, Vijayawada-7

List of Experiments

IC APPLICATIONS LAB

Minimum Twelve Experiments to be conducted:

- 1. Study of OP AMPs IC 741, IC 555, IC 565, IC 566, IC 1496 functioning, parameters
- and Specifications.
- 2. OP AMP Applications Adder, Subtractor, Comparator Circuits.
- 3. Integrator and Differentiator Circuits using IC 741.
- 4. Active Filter Applications LPF, HPF (first order)
- 5. Active Filter Applications BPF, Band Reject (Wideband) and Notch Filters.
- 6. IC 741 Oscillator Circuits Phase Shift and Wien Bridge Oscillators.
- 7. Function Generator using OP AMPs.
- 8. IC 555 Timer Monostable Operation Circuit.
- 9. IC 555 Timer Astable Operation Circuit.
- 10. Schmitt Trigger Circuits using IC 741 and IC 555.
- 11. IC 565 PLL Applications.
- 12. IC 566 VCO Applications.
- 13. Voltage Regulator using IC 723.
- 14. Three Terminal Voltage Regulators 7805, 7809, 7912.
- 15. 4 bit DAC using OP AMP.

2.OPAMPAPPLICATIONS- ADDER, SUBTRACTOR, COMPARATORCIRCUITS

AIM:

Tostudy the applications of IC 741 as adder, subtractor, comparator.

APPARATUS:

1.IC 741

2.Resistors (1K Ω)—4

3.Function generator

4.Regulated power supply


5.IC bread board trainer

6.CRO


7.Patch cards and CRO probes

CIRCUIT


DIAGRAM: Adder:



Subtractor:



Comparator:



THEORY:

ADDER:

Op-Amp may beusedtodesignacircuit whose outputis the sum ofseveral input signalssuchascircuitiscalledasummingamplifierorsummer. We can obtain either inverting or non-inverting summer.

The circuit diagrams shows a two input inverting summing amplifier. It has two input voltages V1 and V2, two input resistors R1, R2 and a feedback resistor Rf.

Assuming that op-

ampisinidealconditionsandinputbiascurrentisassumedtobezero, there is novoltaged ropacross there is $torR_{COmp}$ and hence the noninverting input terminal is at ground potential. By taking nodal equations.

$$\begin{array}{l} V_1/R_1 + V_2/R_2 + V_0/R_f = 0 \\ V_0 = -[(R_f/R_1) \ V_1 + (R_f/R_2) \ V_2] \\ And \ here R_1 = R_2 = R_f = 1 K\Omega \\ V_0 = -(V_1 + V_2) \end{array}$$

Thus output is inverted and sum ofinput.

SUBTRACTOR:

Abasic differential amplifier can be used as a subtractor. It has two input signals V1 and V2 and two input resistances R1 and R2 and a feedback resistor Rf. The input signals scaled to the desired values by selecting appropriate values for the external resistors.

From the figure, the output voltage of the differential amplifier with a gain of 1' is V0=-R/R_f (V2-V1) V0=V1-V2. Also R1=R2=R_f=1K Ω .

 $Thus, the output voltage V0 is\ equal to the voltage V1 applied to the noninverting\ terminal\ minus\ voltage\ V2 applied\ to inverting\ terminal.$

Hence the circuit is sub tractor.

COMPARATOR:

Acomparator is a circuitwhich compares a signal voltage applied atone input of an ampwith a known reference voltage at the other input. It is basically an open loop op-amp with output $\pm V$ satas in the ideal transfer characteristics.

ItisclearthatthechangeintheoutputstatetakesplacewithanincrementininputVi of only2mv.Thisistheuncertaintyregionwhereoutputcannotbedirectly defined There are basically 2 types of comparators.

- 1. Non inverting comparator and.
- 2. Inverting comparator.

The applications of comparator are zero crossing detector, window detector, time marker generator and phase meter.

OBSERVATIONS: ADDER:

V ₁ (volts)	V2(volts)	Theoretical V0=-(V1+V2)	Practical V0 =-(V1+V2)


SUBTRACTOR:

V ₁ (volts)	V2(volts)	Theoretical	Practical
		V0=(V1-V2)	$V0 = (V_1 - V_2)$

COMPARATOR:

Voltage input	Vref	Observed square wave amplitude

MODEL GRAPH:



PROCEDURE:

ADDER:

- 1.connections are made as per the circuit diagram.
- 2.Apply input voltage1) V₁=5v,V₂=2v

- 3. Using Millimeter measure the dc output voltage atthe output terminal.
- 4. For different values of V₁ and V₂ measure the output voltage.

SUBTRACTOR:

- 1. Connections are made as per the circuit diagram.
- 2.Apply input voltage1) V₁=5v,V₂=2v
 - 2) V₁=5v,V₂=5v
 - 3) $V_1=5v, V_2=7v$.
- 3. Using multi meter measure the dc output voltage atthe output terminal.
- 4. For different values of V₁ and V₂ measure the output voltage.

COMPARATOR:

- 1. Connections are made as per the circuit diagram.
- 2. Select the sine wave of 10V peak topeak ,1K Hz frequency.
- 3. Apply the reference voltage 2V and trace the input and output wave forms.
- 4. Superimpose input and output waveforms and measure sine wave amplitude with reference to V_{ref} .
- 5. Repeatsteps 3 and 4 with reference voltages as 2V, 4V, -2V, -4V and observe the waveforms.
- 6.Replace sine wave input with 5V dc voltage and V_{ref}=0V.
- 7. Observe dc voltage atoutput using CRO.
- 8. Slowly increase V_{ref}voltage and observe the change in saturation voltage.

PRECAUTIONS:

- 1.Make null adjustment before applying the input signal.
- 2. Maintain proper Vcclevels.

3.OP-AMP741ASDIFFRENTIATORANDINTEGRATOR

AIM:

Todesignandtestanop-ampdifferentiatorandintegrator

EQUIPMENTSANDCOMPONENTS:

APPARATUS

1. DC power supply - 1 No.

2. CRO - 1 No. 3. BreadBoard - 1 No.

4. FunctionGenerator- 1 No.

COMPONENTS:

1. 15 k Ω Resistor– 2 No.

2. 820 Resistor- 1 No.

3. $1.5 \text{ k}\Omega \text{ Resistor} - 1 \text{ No.}$

4 0.01 F Capacitor – 2 No


5 0.5 nF Capacitor – 1 No

5 IC741 - 1 No.

THEORY

Theoperationalamplifiercaneusedinmanyapplications. Itcanbeusedas differentiatorandintegrator.Indifferentiatorthecircuitperformsthemathematical operationofdifferentiation thatistheoutputwaveformisthederivativeoftheinput waveformforgooddifferentiation, onemustensurethathetimeperiodoftheinput signal is larger than or equal to RfC1.the practical differentiatoreliminates the problemof instabilityandhighfrequencynoise.

CIRCUITDIAGRAM:



PROCEDURE:

1 connect the differentiator circuit as shown in fig 1. adjust the signal generator to produce a 5 volt peaks in ewaye at 100 Hz.

2 observe input Vi and Vosimultaneously on the oscillos cope measure and record the peak value of Vo and the phase angle of Vowith respect to Vi.

 $3.Repeatstep 2 while increasing the frequency of the input signal. Find the maximum frequency at which circuit of fers differentiation. Compare it with the calculated value of <math>f_a$ Observe & sketch the input and output for square wave.

 $4. Connect the integrator circuit shown in Fig 2. Set the function generator to produce a square wave of 1 V peak-to-peak amplitude at 500 Hz. View simultaneously output <math>V_{\circ}$ and $V_{i.}$

5. Slowly adjust the input frequency until the output is good triangular wave form.

Measuretheamplitudeandfrequencyof theinputandoutputwaveforms.

6. Verifythefollowing relationship

betweenR₁C_fandinputfrequencyforgood

 $integration f \!\!>\!\! f_a \!\!\& T \!\!<\!\! R_1 C_1$

WhereR₁C_fisthetimeconstant

7. Nowsetthefunctiongeneratortoasinewaveof1Vpeak-to-peakandfrequency 500Hz. Adjustthefrequencyoftheinputuntiltheoutputisanegativegoingcosine wave. Measurethefrequency and amplitude of theinput and output wave forms.

OBSERVATIONS:

- 1. Thetimeperiodandamplitudeof theoutputwaveformof differentiatorcircuit
- 2. Thetimeperiodandamplitudeof theintegratorwaveform

CALCULATIONS:

Design adifferentiatortodifferentiateaninputsignalthatvariesinfrequencyfrom 10 Hz to 1 kHz.

$$f_a = \frac{1}{2R_f C_1}$$

 f_a =1 kHz, the highest frequency of the input signal

Let $C_1 = 0.01$ F,

ThenR_f=15.9 k

ThereforechooseR_f=15.0 k

$$f_a = \frac{1}{2R_1C_1}$$

Choose: f_b=20x f_a=20 KHz

HenceR₁=795

ThereforechooseR₁=820

 $SinceR_1C_1=R_fC_f(compensated attenuator)$

 $C_f = 0.54 \text{ nF}$

ThereforechooseC_f=0.5nF

<u>Integrator:</u>Designanintegratorthatintegratesasignalwhose frequenciesare between 1 KHz and 10 KHz

$$f_b = \frac{1}{2R_1C_f}$$

thefrequencyatwhichthegainis0 dB.

$$f_a = \frac{1}{2R_f C_f}$$

fa: Gainlimitingfrequency,


The circuitacts as integrator for frequencies between fandfb Generallyf_a<f_b[Ref.Frequencyresponse of theintegrator]

Thereforechoosef_a=1KHz


$$\begin{array}{ccc} & F_b{=}10 \ KHz \\ Let & C_f{=}0.01 \ F \\ & Therefore R_1{=}1.59k \end{array}$$


Choose
$$R_1$$
=1.5 K R_f =15 K


GRAPH: Differentiator



Integrator







Differentiator
$$f = \frac{1}{2R_{l}C_{f}}$$

$$T > R_{f}C_{l} = \underline{\qquad}$$
Integrator
$$-f_{a} = \frac{1}{2R_{f}C_{f}}$$

$$T = \underline{\qquad}$$

4. ACTIVE FILTERAPPLICATIONS-LPF, HPF [FIRSTORDER]

AIM:

To study Op-Ampas firs order LPF and first order HPF and to obtain frequency response.


APPARATUS:

- 1. IC 741.
- 2. Resistors ($10K\Omega$ --2, 560Ω , 330Ω
- 3. Capacitors (0.1Ω)
- 4. Bread board trainer
- 5. CRO
- 6. Function generator
- 7. connecting wires
- 8. Patch cards.


CIRCUIT

DIAGRAM: (a)

LPF



(a)HPF



THEORY:

LOWPASS FILTER:

ThefirstorderlowpassbutterworthfilterusesanRcnetworkforfiltering.The opampisusedinthenoninvertingconfiguration,henceitdoesnotloaddowntheRC network. Resistor R1 and R2 determine the gain ofthefilter.

 $V_0/V_{in}=A_f/(1+if/f_h)$

 $A_{f=1} + R_{f}/R_{1} = pass band gain of filter$.

F=frequency of the input signal.

 $F_h = 1/2\Pi RC$ = High cutt off frequency of filter.

V0/Vin =Gain of the filter as a function of frequency

Thegainmagnitude and phase angle equations of the LPF the can be obtained by converting V0/Vin into its equivalent polar form as follows

$$|V_0/V_{in}| = A_f/(\sqrt{1+(f/f_1)^2})$$

$$\Phi = -\tan -1(f/f_h)$$

 $Where \Phi is the phase angle in degrees. The operation of the LPF can be verified from the gain magnitude equation.\\$

1. Atvery low frequencies i.e f<fh,

 $|V_0/V_{in}|=A_f$.

- 2. Atf=fh, $|V0/Vin|=A_f/\sqrt{2}$.
- 3. Atf> f_h ,|V0/Vin|< A_f .

HIGH PASS FILTER:

High pass filters are often formed simply by interchanging frequency. Determiningresistors and capacitors in LPFs that is, a first order HPF is formed from a first order LPF by interchanging components 'R' and 'C' figure. Shows a first order butterworth HpF with a lower cutoff frequency of 'Fl'. This is the frequency at which magnitude of the gain is 0.707 times its pass band value. Obviously all frequencies, with the highest frequency determinate by the closed loop band width of op-amp.

For the firstorderHPF, the output voltage is

$$V0 = [1 + R_f/R_1] j2\Pi RCV in/(1 - j2\Pi fRC)$$

 $V_0/V_{in}=A_f[j(f/f_1)/(1=j(f/f_1)]$

Where Af+ Rf/R1a pass band gain of the filter.

F=frequency of input signal. $F_1=1/2\Pi RC$ = lower cutt off frequency Hence, the magnitude of the voltage gain is

$$|V_0/V_{in}| = A_f(f/f_1)/\sqrt{1+(f/f_1)^2}$$
.

Since,HPFsareformedfromLPFssimplybyinterchangingR'sandC's.The design and frequency scaling procedures oftheLPFsare also applicable toHPFs.

PROCEDURE:

- 1. Connections are made as per the circuit diagram.
- 2. Apply sine wave of amplitude 4V_{p-p}to the non inverting input terminal.
- 3. Values the input signal frequency.
- 4. Note down the corresponding output voltage.
- 5. Calculate gain in db.
- 6. Tabulate the values.
- 7. Plot a graph between frequency and gain.
- 8. Identify stop band and pass band from the graph.

OBSERVATIONS:

Low Pass Filter


Frequency(Hz)	V0(V)	Gain in db= 20log(V0/Vi)

High Pass Filter


Frequency(Hz)	V0(V)	Gain in db= 20log(V0/Vi)

MODEL GRAPH:

High Pass Filter



Low Pass Filter



PRECAUTIONS:

- 1.Make null adjustment before applying the input signal. 2.Maintain proper Vcclevels.

5.ACTIVE FILTER APPLICATIONS

AIM:

To study the op-amp as first order band pass and first order band reject filters and to obtain the frequency response.

APPARATUS:

- 1. IC 741.
- 2. Resistors (10K Ω , 1K Ω , 1.5K Ω)
- 3. Capacitors (0.01µF)
- 4. Bread board
- 5. CRO
- 6. Function generator
- 7. Connecting wires
- 8. Patch cards.

CIRCUIT DIAGRAM:

Band pass filter:



Band reject filter:



THEORY:

An electric filter is often a frequency selective circuit that passes a specified band of frequencies and blocks or attenuates signals of frequencies outside this band.

Analog filters are designed to process analog signals while digital filters process analog signals using digital techniques depending on the types of elements used in their construction, filters may be classified as passive or active active. Elements used in passive filters are resistors, capacitors and inductors, active filters on the other hand employ transistors or opamps in addition to the resistors and capacitors.

Each of low pass, high pass, band pass, all pass and band reject filters and used an op-amp as the active elements and resistors and capacitors as the passive elements. Although the 741 type op-amp works satisfactorily in these filter circuits, high speed op-amps such as the LM318 or ICL8017 improve slew rates and higher unity gain bandwidths.

PROCEDURE:

- 1. Connections are made as per the circuit diagram.
- 2. Apply sine wave of amplitude $4V_{\text{p-p}}$ to the non inverting input terminal.
- 3. Values the input signal frequency.
- 4. Note down the corresponding output voltage.
- 5. Calculate gain in db.
- 6. Tabulate the values.
- 7. Plot a graph between frequency and gain.
- 8. Identify stop band and pass band from the graph.

OBSERVATIONS:

Band pass filter:


Frequency(Hz)	Output voltage(v)	Gain(Vo/Vi)	Gain in db

Band reject filter:


Frequency(Hz)	Output voltage(v)	Gain(Vo/Vi)	Gain in db

MODEL GRAPH:

Band pass filter:



Band reject filter:



PRECAUTIONS:

- 1. Make null adjustment before applying the input signal.
- 2. Maintain proper Vcc levels.
- 3. Loose connections should be avoided.

RESULT:

The response of band pass filter and band reject filter are verified, plotted and tabulated the values in tabular column.

6.1RCPHASESHIFTOSCILLATOR

AIM:

To Design a RC Phase Shift Oscillators that the output frequency is 200 Hz.

EQUIPMENTSANDCOMPONENTS:

(i).APPARATUS


- 1. CRO (Dualchannel) 1 No
- 2. BreadBoard- 1 No
- 3. DualChannelPower Supply– 1 No

3. <u>COMPONENTS:</u>

- 1. $3.3k\Omega$ Resistor– 1 No.
- 2. $33k\Omega$ Resistor– 1No.
- 3. $1M\Omega$ Resistor– 1 No.
- 4. 0.1 μF Capacitor– 1 No.
- 5. Operational Amplifier 1 No.

THEORY:

The Phase Shift Oscillator consist of an operational amplifier as the amplifying stage and three RC cascaded networks as the feedback circuits the amplifier will provide 180 degrees phase shift. The feedback network will provide another phase shift of 180 degrees.



CIRCUITDIAGRAM

 $R=3.3K\Omega$

 $C = 0.1 \mu F$

 $R1 = 33K\Omega$

PROCEDURE:

- i. Constructthecircuitas shown inthecircuitdiagram.
- $ii. Adjust the potentiometer R_{\rm f} such that an output wave form is obtained. \\$
- iii.Calculatetheoutputwaveformfrequencyandpeaktopeakvoltage.
- iv. Comparethetheoreticalandpracticalvalues of the output waveform frequency.

OBSERVATIONS:

Thefrequencyof oscillation=_____

CALCULATIONS:

 $i. The frequency of \ oscillation f_o is given by$

$$f_0 = \frac{1}{2 \sqrt{6RC}} = \frac{0.065}{RC}$$

ii. The gain Avattheabovefrequencymustbeatleast29


i.e.
$$\frac{R_F}{R_1}$$
 29

 $iii.f_o=200Hz$

$$\begin{array}{ll} Let C=0.1 \mu FThen \\ R=\frac{0.065}{200 X 10^7} & 3.25 k \quad \text{(choose 3.3k} \Omega) \end{array}$$

Topreventtheloading of the amplifier because of RC networks it is necessary that $R_1 \ge 10 R$ Therefore $R_1 = 10 R = 33 k\Omega$ Then $R_F = 29 (33 k\Omega) = 957 k\Omega$ (choose $R_F = 1 M\Omega$)

GRAPH:



6.2WEINBRIDGEOSCILLATOR

AIM:

ToDesignWeinBridgeOscillatorso thattheoutputfrequencyis965 Hz.

EQUIPMENTSANDCOMPONENTS:

APPARATUS

- 1. CRO (Dualchannel) 1 No
- 2. BreadBoard- 1 No
- 3. DualChannelPower Supply– 1 No


COMPONENTS:

- 1. $12k\Omega$ Resistor– 1 No.
- 2. $50k\Omega$ Resistor 1No.
- 3. $3.3k\Omega$ Resistor– 1 No.
- 4. 0.05 F Capacitor 1 No.
- 5. Operational Amplifier 1 No.

THEORY:

InthisoscillatortheWeinBridgeCircuitisconnectedbetweentheamplifierinput terminalsand theoutputterminal.ThebridgehasaseriesRCnetworkinone armand parallelRCnetworkintheadjoiningarm.Intheremaining twoarmsofthebridge resistorsR1andRFareconnected.Thetotalphase-shiftaroundthecircuit is 0°when thebridgeisbalanced.

CIRCUITDIAGRAM:



VOLIT = SINEWAVE 2V Peak to Peak

Procedure

i. Constructthecircuitas shown inthecircuitdiagram.

 $ii. Adjust the potentiom eter R_{f} such that an output wave form is obtained. \\$

iii. Calculate the output wave form frequency and peak to peak voltage.

iv. Comparethetheoreticalandpracticalvalues of the output waveform frequency.

OBSERVATIONS:

Thefrequencyof oscillation=_____

CALCULATIONS:

 $i. The frequency of oscillation f_o is given by \\$

$$f_{o} = \frac{1}{2 \sqrt{6RC}} = \frac{0.065}{RC}$$

ii. The gain Avattheabovefrequencymustbeatleast29


i.e.
$$\frac{R_F}{R_1}$$
 29

 $iii.f_o=200Hz$

LetC= 0.1μ FThen

LetC=0.1μFThen
$$R = \frac{0.065}{200X10^7} \quad 3.25k \quad \text{(choose 3.3k}\Omega)$$

GRAPH:



7.FUNCTION GENERATOR USING OP AMPS


AIM:

To generate triangular and square wave forms and to determine the time period of the wave forms.

APPARATUS:

- 1. Op-Amp IC 741 –2 Nos
- 2.Bread board IC trainer
- 3.Capacitor 0.1µF
- 4.Zener diodes (6.2V)—2 Nos
- 5.Resistors—10K Ω , 150K Ω 1.5K Ω , 1M Ω , 8.2K Ω CRO
- 6.Patch cards
- 7. Connecting wires

CIRCUIT DIAGRAM:



THEORY:

Thefunctiongeneratorconsistsof acomparatorU1andanintegratorA2. The comparator U2 compares the voltage atpointPcontinuously with the inverting input i.e., atzerovolts. Whenvoltage atPgoesslightly below or above zerovolts, the output of U1 is at the negative or positive saturation level, respectively.

ToillustratethecircuitoperationletussettheoutputofU1atpositivesaturation +Vsat(approximately+Vcc). This+VsatisaninputtotheintegratorU2. Theoutputof U2,thereforewillbea negative goingramp.Thus,one end ofthevoltagedivider R2-R3 isthepositivesaturationvoltage+VastofU1andtheotheristhenegativegoingramp ofU2. Whenthenegativegoingrampattainsacertainvalue—Vramp, pointpisslightly below zerovalts; hencetheoutputofU1willswitchfrompositivesaturationtonegative saturation-Vsat(approximately-Vcc). ThismeansthattheoutputofU2willnowstop goingnegativelyandwillbegintogopositively. The outputofU2willcontinue increaseuntilitreaches+Vramp.AtthistimethepointPisslightlyabovezerovolts. Thesequencethenrepeats. The frequencies of the square area function of the d.csupply voltage. Desired a mplitudecanbeobtained by using approximate zeners at the output of U1.

THEORETICAL VALUES:

Time period, T=4R5C (R3+R4)/(R1+R2) = 0.492 msec. Positive peak ramp =VzR5/(R1+R2) = 0.05 volts.


PRACTICAL VALUES:

Timeperiodsoftriangular wave= Time periods ofsquare wave= Positive peak ramp= Voltage ofsquare wave=

PROCEDURE:

- 1. The circuit is connected as shown in the figure.
- 2. TheoutputofthecomparatorU1isconnectedtotheCROthroughchennal1,to generate a square wave.
- 3. TheoutputofthecomparatorU2isconnectedtotheCROthroughchennal2,to generate a triangular wave.
- 4. Thetimeperiodsofthesquarewaveandtriangularwavesarenotedandtheyare found tobe equal.

MODEL GRAPH:



PRECAUTIONS:

- 1.Make null adjustment before applying the input signal. 2.Maintain proper Vcclevels.

8. IC 555 TIMER-MONOSTABLECIRCUIT

	-
A	N /
\boldsymbol{A}	

To construct and study the operation of a monostable multivibrator using 555 IC timer.

APPARATUS:

- 1. 555 IC timer
- 2. Capacitors (0.1μF,0.01μF)
- 3. Resistors $10K\Omega$
- 4. Bread board IC trainer
- 5. CRO
- 6. Connecting wires and Patchcards

THEORY:

Monostablemultivibratorisalsoknownastriangularwavegenerator.Ithasonestableandonequa sistablestate. The circuitisus eful forgenerating single outputpulseoftimedurationin response toatriggeringsignal. The width ofthe output pulse dependsonlyonexternalcomponentsconnected to the op-amp. The diodegives negativetriggeringpulse. When the output is + Vsat, a diodeclamps the capacitor voltage to 0.7 V. then, anegativegoingtriggeringimpulsemagnitudeVipassing through RC and the negative triggering pulse is applied to the positive terminal.

 $Let us assume that the circuit is instable state. The output V0 iis at+Vs at. The diodeD1 conducts and Vc the voltage across the capacitor 'C' gets clamped to 0.7 V. the voltage at the positive input terminal through R1R2 potentiometer divider is + \(\beta Vs at.\)$


Now, if an egative trigger of magnitude Viisapplied to the positive terminal so that the effective signal is less than 0.7 V. the output of the Op-Ampwills witch from +V sat to Vsat. The diode will now get reverse biased and the capacitor starts charging exponentially to Vsat.

Vsat.WhenthecapacitorchargeVcbecomesslightlymorenegative than—\(\beta Vsat, \) theoutputoftheopampswitchesbackto+Vsat. Thecapacitor 'C' nowstartschargingto+Vsatthrough R until Vcis 0.7V.

$$V_0 = V_f + (V_i - V_f) e^{-\Box t/RC}$$

$$\beta = R_2/(R_1 + R_2)$$
 If $V_{sat} > V_{pand} R_1 = R_2$ and $\beta = 0.5$, Then, $T = 0.69RC$.


CIRCUIT DIAGRAM:



PROCEDURE:

- 1. Connections are made as per the circuit diagram.
- 2. Negative triggering is applied at the terminal 2.
- 3. The output voltage is measured by connecting the channel-1 at pin3.
- 4. Theoutputvoltageacrosscapacitorismeasuredbyconnectingthechannel-2at the point 'P'.
- 6. Practically the charging and discharging timers are measured and theoretical value of time period is measured with practical value

MODELGRAPH:



PRECAUTIONS:

- 1.Make the null adjustment before applying the inputsignal. 2.Maintain proper vcc levels.

9. IC 555 TIMER-ASTABLECIRCUIT


AIM:

To construct and study the operation of Astable multivibrator using 555 timer

APPARATUS:

- 1.IC 555 Timer
- 2.Resistors (10 K Ω ,4.7 K Ω)
- 3.Diode (IN 4007)
- 4. Capacitors $(0.1\mu\text{F}, 0.01\mu\text{F})$
- 5.CRO
- 6.Patch cards
- 7.CRO Probes
- 8. Connecting wires

CIRCUIT DIAGRAM:



THEORY:

A simple OPAMP astable multivibrator is also called square wave generator and free running oscillator . The principle for the generation of square wave output is to force an OP_AMP to operate in the saturation region $\beta\text{=}R2/(R1\text{+}R2)$ of the output is feedback to input. The output isalsofeedbacktothenegativeinputterminalafterintegratingbymeansofaRCLPFwheneverthenegative inputjustexceedsVref,switching takes placeresultinginasquarewaveoutput.Inastablemultivibrator both states are quasi stable states.

When the output is +Vsat, the capacitor is now starts charging towards +Vsat through resistance R the voltage is held at + β Vsat. This condition continuous until the charge on C just exceed β Vsat. Then the capacitor begins to dischargetowards-Vsat. Then the capacitor begins to dischargetowards-Vsat. Then the capacitor begins to discharge towards-Vsat. The two the capacitor begins to discharge to discharge to discharge towards-Vsat. The two the capacitor begins to discharge to discharge towards-Vsat. The two the capacitor begins to discharge to discharge

$$Vc(t) = Vf + (Vi - Vf)e^{-t/RC}$$

$$Vc(t) = Vsat - Vsat(1+\beta)e^{-t/RC}$$
 We get T1=RC ln((1+\beta)/(1-\beta))
$$T = 2T1 = 2 \ RC \ ln \ ((1+\beta)/(1-\beta)), Vo(p-p) = 2Vsat$$

PROCEDURE:

- 1. Connections are made as per the circuit diagram.
- 2.Pins 4 and 8 are shorted and connected topower supply Vcc(+5V)
- 3.Between pins 8 and 7 resistor R1 of $10K\Omega$ is connected and between

7 and 6 resistor R2 of $4.7K\Omega$ is connected. Pins 2 and 6 short circuited.

- 4.Inbetween pins 1 and 5 a Capacitor of $0.01 \mu F$ is connected.
- 5. Theout put is connected across the pin 3 and GND.
- 6. In between pins 6 and GND a Capacitor of 0.1µF is connected.
- 7. Theoretically with out diode charging time Tcis given by

Tc=0.69(R1+R2)C1,

Discharging time Tdis given by Td=0.69R2C1

The frequency fis given by f=1.45/(R1+2R2)C1

% of Duty cycle is (Tc/(Tc+Td))*100

8. Practically Tdand T care measured and wave forms are noted and theoretical


Values are verified with practical values

- 9. Connect diode between pins 7 and 2.
- 10. Theoretically with diode connected charging time is given by Tc=0.69R1C1 Discharging time is given by Td=0.69R2C1
- 11. Practically TdandTcare noted and verified with theoretical values

OBSERVATIONS:

With diode		without diode	
Theoretical	Practical	Theoretical Practical	

MODEL GRAPH:



PRECAUTIONS:

- 1.Make null adjustment before applying the input signal. 2.Maintain proper Vcclevels.

10. SCHMIT TRIGGER USING IC 741


Aim:

To construct the Schmitt trigger using Ic 741

Apparatus:

- 1. 741 IC
- 2. Function Generator
- 3. Bread board
- 4. Resistors
- 5. Power supply
- 6. Connection wire

Circuit Diagram



PROCEDURE:

- 1 .Connect the ckt as shown in the fig.
- 2. Apply the i/p sine wave at pin no. 2 of IC 741
- 3. Observed the square wave o/p at pin 6 of IC 741
- 5. Measure UTP and LTP and compare them with theoretical values..

RESULT:

PRECAUTIONS:

- 1.Loose connections should be avoided
- 2.Switch ON the supply after verification of the ckt.
- 3. Wave forms and readings must be taken without parallax error.

Questions:

- 1. Schmitt trigger is basically?
- 2. Eccless Jordan arrangement is not necessary in a Schmitt trigger (yes/ no)?
- 3. What is the o/p waveform of a schmitt Trigger ckt?
- 4. Special type of bistable multivibrator is?
- 5. Define UTP.

11.IC 565PLL

AIM:

- 1. Tostudytheoperationof NE565 PLL
- 2. Touse NE565 as amultiplier

EQUIPMENTSANDCOMPONENTS:

APPARATUS

1. DC power supply - 1 No.

2. CRO - 1 No.

3. BreadBoard - 1 No.

4. FunctionGenerator- 1 No.

COMPONENTS:

1. $6.8 \text{ k}\Omega$ Resistor– 1 No.

2. 0.1 F Capacitor-1 No

5. 0.001 F Capacitor – 2 Nos

6. IC565 - 1 No.

THEORY:


The 565 is available as a 14-pin DIP package. It is produced by signatic corporation.


Theoutputfrequencyof the VCO can be rewritten as

$$f_o = \frac{0.25}{R_T C_T} Hz$$

Where R_T and C_T are the external resistor and capacitor connected to pin8 and pin9. A value between 2k and 20k is recommended for R_T . The VCO free running frequency is adjusted with R_T and C_T to be at the centre for the input frequency range.

CIRCUITDIAGRAM:





PROCEDURE:

- i. Connectthecircuitusingthecomponentvaluesas shown inthefigure
- ii . Measure the free running frequency of VCO at pin 4 with the input signal $V_{\rm in}$ set= zero. Compare it with the calculated value= $0.25/R_{\rm T}C_{\rm T}$
- iii. Now apply the input signal of 1Vpp squarewaveata1kHz topin2
- iv. Connect1 channelof thescopetopin2 and display this signal on the scope

- v .GraduallyincreasetheinputfrequencytillthePLLislockedtotheinputfrequency. This frequency f_1 gives the lower ends of the capture range. Go on increase the input frequency, till PLL tracks the input signal, say to a frequency f_2 . This frequency f_2 gives the upper end of the lock range. If the input frequency is increased further the loop will get unlocked.
- vi. Now gradually decreasetheinputfrequencytillthe PLL is again locked. This is the frequency $f_{\rm 3}$, the upper end of the capture range . Keep on decreasing the input frequency until the loop is unlocked. This frequency $f_{\rm 4}$ gives the lower end of the lock range

vii. The lock range $f_L=(f_2-f_4)$ compare it with the calculated value of $\frac{7.8 fo}{12}$

Also the capture range is $f_c = (f_3 - f_1)$. Compare it with the calculated value of capture range.

$$f_c = \frac{f_L}{(2)(3.6)(10^3)xC)}$$

viii. To use PLL as a multiplie5r,makeconnections as show in fig. The circuit uses a 4-bitbinarycounter7490 usedasadivide-by-5circuit.

ix.Settheinputsignalat1Vpp squarewaveat500Hz

x...Vary the VCO frequencybyadjustingthe20KpotentiometertillthePLLis locked. Measure the output frequency

xi. Repeatstep9 and10 for input frequency of 1kHzand1.5kHz.


OBSERVATIONS:


fo =	
$f_L = $	
$f_C =$	

CALCULATIONS:

$$f_L = (f_2 - f_4) = \frac{7.8 fo}{12}$$

$$f_c = (f_3 - f_1) = \frac{f_L}{(2)(3.6)(10^3)xC)}$$





GRAPH:

RESULT:

fo=____

 $f_r =$

 $f_C = \underline{\hspace{1cm}}$

12.IC 566 -VCO APPLICATIONS


AIM:

Tooperatethe NE/SE566 as Voltage Controlled Oscillator and to find the frequencies for various values of R1 and C1;

APPARATUS:

- 1.IC NE/SE566
- 2.Resistors (1K Ω ,5K Ω ,4K Ω ,6K Ω ,8K Ω)
- $3.Capacitors(0.001\mu F, 0.0001\mu F)$
- 3. Function generator
- 4.Regulated power supply
- 5.IC bread board trainer
- 6.CRO
- 7.Patch cards and CRO probes

CIRCUIT DIAGRAM:



Voltage Controlled Oscillatoris also called as voltage to frequency converter. It provides the simultaneous square wave and triangular wave output. The frequency of output wave is the function of input voltage, hence the name Voltage Controlled Oscillator. Output frequency is also the function of external resistor R1 and capacitor C1.


PROCEDURE:

- 1. Connections are made as per the circuit diagram.
- 2. Measure the output voltage and frequency of both triangular and squares.
- 3. Vary the values of R1 and C1 and measure the frequency of the waveforms.
- 4. Compare the measured values with the theoretical values.

OBSERVATIONS:

Sl. No.	R ₁	C ₁	OutputVoltage (V)		Theoretical frequency (KHz) $f_O = \frac{2(V \Box V_C)}{R_1 C_1 V}$	Practical frequenc y (KHz)
			Square	Triangular	$\kappa_1 c_1 v$	
			wave	wave		

MODEL GRAPH:



PRECAUTIONS:

- 1.Connect the wires properly.2.Maintain proper Vcclevels.

RESULT:

13.VOLTAGE REGULATORUSING IC 723


AIM:

Toplot the regulation characteristics of the given IC LM 723.

APPARATUS:

- 1. Bread board
- 2. IC LM 723
- 3. Resistors(7.8K Ω , 3.9K Ω)
- 4. RPS
- 5. DRB
- 6. Capacitors 100µF
- 7. Patch cards
- 8. Connecting wires

CIRCUIT DIAGRAM:



Avoltageregulatorisacircuitthatsuppliesconstantvoltageregardlessof changes inload Except for the switching regulators, all currents. other types ofregulators are called linear regulators. ICLM 723 is general purpose regulator. The inputvoltageofthis723ICis40Vmaximum.Outputvoltageadjustablefrom2Vto30 V. 150mAoutput current external pass transistor. Out putcurrents in excess of 10Amperepossible by adding external transistors. It can beusedaseitheralinearora switching regulator. The variation of DC output voltage as a function of DC load currentis called regulation.

% Regulation =[(Vnl-Vfl)/Vfl]*100

PROCEDURE:

(1).LINE REGULATION

- 1. Connections are made as per the circuit diagram
- 2.Power supply is connected to 12 and 7 terminals
- 3. Volt meter is connected to 10 and 7 terminals
- 4. Byincreasing the input voltage corresponding volt meter reading is noted.

(2).LOAD REGULATION

- 1. Connect the load to the terminals 10 and GND.
- 2. Keep the input voltage constant atwhich line regulation is obtained
- 3. The maximum load value is calculated from IC ratings.
- 4. Now, we decrease the load resistance and noted own the corresponding

value

Of the output in volt meter.

5.Plot the graph forload verses load regulation.

OBSERVATIONS:

(1).LINEREGULATION:

Vnl=


Line voltage (V)	Outputvoltage(V)

(2).LOAD REGULATION:

Regulated	Load	Load	Load
output(V)	current(mA)	resistance($K\Omega$)	regulation

% REGULATION=[(Vnl-Vfl)/Vfl]*100

MODEL GRAPH:



PRECAUTIONS:

- $1. While taking the readings of regulated output voltage load regulation \ , keep \ the \ input \ voltage \ constant \ at 15 V.$
- 2.Donotincrease the input voltage morethan 30 Vwhile taking thereadingforno load condition?

RESULT:

14. Three Terminal Voltage Regulators (7805, 7809 And 7912)


AIM:

To verify the operation of three terminal fixed voltage regulators 7805, 7809, 7912 and also to find out their line and load regulation.

APPARATUS:

S.No.	Name of the component	Range	Quantity
1.	7805		1
2.	7809		1
3.	7912		1
4.	Capacitors	0.33μf	1
		0.1μf	1
5.	Multimeter	(0-	1
		30)v	
6.	Power		1
	Supply		

CIRCUIT DIAGRAM:



Three terminal voltage regulators have three terminals which are unregulated input (V_{in}) , regulated output (V_o) and common or a ground terminal. These regulators do not require any feedback connections.

Positive voltage regulators:

78xx is the series of three terminal positive voltage regulators in which xx indicate the output voltage rating of the IC.

7805:

This is a three terminal regulator which gives a regulated output of +5V fixed. The maximum unregulated input voltage which can be applied to 7805 is 35V.

7809:

This is also three terminal fixed regulator which gives regulated voltage of +9V. Negative voltage regulators:

79xx is the series of negative voltage regulators which gives a fixed negative voltage as output according to the value of xx.

7912:

This is a negative three terminal voltage regulator which gives a output of -12V.

Line Regulation:

It is defined as the change in the output voltage for a given change in the input voltage. It is expressed as a percentage of output voltage or in millivolts. $R_L = \Delta V_o / \Delta V_{in} \ x \ 100$

Load Regulation:

It is the change in output voltage over a given range of load currents that is from full load to no load. It is usually expressed in millivolts or as a percentage of output voltage.

 $R_{Load} = [(V_{nl}-V_{fl})/V_{nl}] \times 100$

PROCEDURE:

- 1. Connect the circuit as shown in the figure.
- 2. Apply unregulated voltage from 7.5V to 35V and observe the output voltage.
- 3. Calculate the line and load regulation for the regulator.
- 4. Plot the graphs from the observations.
- 5. Repeat the same for the remaining regulators.

Result

15. 4 BIT DAC USING OP AMP

AIM:


To construct and study digital to analog converter circuit.

APPARATUS:


IC 741 Multi meters Patch cards Connecting wires Resistors 1k, 2k,8k IC bread board trainer

CIRCUIT DIAGRAM:

(a) Weighted resistor DAC:



(b)R-2R ladder DAC



Adigitaltoanalogconverterisusedwhenabinaryoutputfromadigitalsystemmustbeconvertedt oequivalentanalogvoltageorcurrent.ADACconverterusesan op amp and binary weighted resistors or R-2r ladder resistors.

Weighted resistor DAC:

$$Vr/2Rd1+Vr/4Rd2+....+Vr/2^nRdn=V0=I0Rf=VrRf/R(d1,2...n)$$

TheweightedresistorDACcircuitusesanegativereferencevoltage. Theanalogoutputvoltageisp ositivestaircase. Fora 3 bitweightedresistorDAC(1) if the opamp is connected innoninverting mode, it can be connected innoninverting mode also .(2) The opampisworking ascurrent to voltage converter.(3) The polarity of reference voltage is in accordance with type of switch used.

R-2R ladder DAC:

In binary weighted resistors method are used. This can be avoided by using R-2R ladder type DAC where only 2 values of resistors are required. The binary inputs are simulated by switches B0-B3 and output is proportional to the binary inputs. Binary inputs can be high (+5V) or low (0V).

PROCEDURE:

- 1. Connections are made as per circuit diagram.
- 2.Pin2 is connected to resistor $1M\Omega$ and ground.
- 3.+Vccare available atPin7 and -Vcc is applied atPin4.
- 4. Outputis taken between pin6 and ground
- 5. Voltageateach bit (vr) is found atbits b0, b1, b2, b3.
- 6.Pin3ofop amp is connected to resistor $1k\Omega$ and is given to b3 (msb).
- 7. Aresistor of $2k\Omega$ is connected between pin 2 and pin 6 of op amp.

OBSERVATIONS:

D3	D2	D1	D0	Binary	weighted	R-2R ladder DAC	
				resistor(v)		(v)	
				Theoretical	practical	Theoretical	practical

RES	UI	Л	